基于TMS320C6713和FPGA的數字電源控制模塊設計
加入技術(shù)交流群
DSP控制程序圖和數字PWM流程圖如圖2和圖3所示。
下面給出的是用VHDL實(shí)現的死區發(fā)生器：
entiey dead_generator is
port(
clk,pa :in std_logic;
ah,al :out std_logic;
dead_time:in std_logic_vector(11 downto 0);
count :inout std_logic_vector(11 downto 0));
end dead_generator;
architecture gen of dead_generator is
begin
process(clk)
begin
if(clk'event and clk = '1') then
if((pa = '1') and (count/= dead_time)) then
count
評論